An efficient VLSI architecture and FPGA implementation of the Finite Ridgelet Transform

Shrutisagar Chandrasekaran, Abbes Amira, Shi Minghua, Amine Bermak

Research output: Contribution to journalArticle

8 Citations (Scopus)

Abstract

In this paper, an efficient architecture for the Finite Ridgelet Transform (FRIT) suitable for VLSI implementation based on a parallel, systolic Finite Radon Transform (FRAT) and a Haar Discrete Wavelet Transform (DWT) sub-block, respectively is presented. The FRAT sub-block is a novel parametrisable, scalable and high performance core with a time complexity of O(p(2)), where p is the block size. Field Programmable Gate Array (FPGA) and Application Specific Integrated Circuit (ASIC) implementations are carried out to analyse the performance of the FRIT core developed.
Original languageEnglish
Pages (from-to)183-193
Number of pages11
JournalJournal of Real-Time Image Processing
Volume3
Issue number3
DOIs
Publication statusPublished - Sep 2008
Externally publishedYes

Keywords

  • Finite Ridgelet Transform
  • Finite Radon Transform
  • Wavelets
  • FPGA
  • VLSI
  • ASIC
  • Image processing

Cite this