A High Speed Configurable FPGA Architecture For K-mean Clustering

Jithin Sankar Sankaran Kutty, Farid Boussaid, Abbes Amira

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

This paper presents a high speed configurable FPGA architecture for k-means clustering. The proposed architecture is highly pipelined, parallel and fully configurable. It can achieve an operating frequency of 400 MHz, which is at least three times faster than prior works. The proposed architecture addresses the high speed and throughput requirements of machine vision, multi-media and data mining applications.
Original languageEnglish
Title of host publication2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS)
PublisherIEEE
Pages1801-1804
ISBN (Print)978-1-4673-5760-9
DOIs
Publication statusPublished - 2013

Publication series

NameIEEE International Symposium on Circuits and Systems
ISSN (Print)0271-4302

Cite this

Kutty, J. S. S., Boussaid, F., & Amira, A. (2013). A High Speed Configurable FPGA Architecture For K-mean Clustering. In 2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) (pp. 1801-1804). (IEEE International Symposium on Circuits and Systems). IEEE. https://doi.org/10.1109/ISCAS.2013.6572215
Kutty, Jithin Sankar Sankaran ; Boussaid, Farid ; Amira, Abbes. / A High Speed Configurable FPGA Architecture For K-mean Clustering. 2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS). IEEE, 2013. pp. 1801-1804 (IEEE International Symposium on Circuits and Systems).
@inproceedings{bd56444f4c204b4381c5b28a2178c6c8,
title = "A High Speed Configurable FPGA Architecture For K-mean Clustering",
abstract = "This paper presents a high speed configurable FPGA architecture for k-means clustering. The proposed architecture is highly pipelined, parallel and fully configurable. It can achieve an operating frequency of 400 MHz, which is at least three times faster than prior works. The proposed architecture addresses the high speed and throughput requirements of machine vision, multi-media and data mining applications.",
author = "Kutty, {Jithin Sankar Sankaran} and Farid Boussaid and Abbes Amira",
year = "2013",
doi = "10.1109/ISCAS.2013.6572215",
language = "English",
isbn = "978-1-4673-5760-9",
series = "IEEE International Symposium on Circuits and Systems",
publisher = "IEEE",
pages = "1801--1804",
booktitle = "2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS)",
address = "United States",

}

Kutty, JSS, Boussaid, F & Amira, A 2013, A High Speed Configurable FPGA Architecture For K-mean Clustering. in 2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS). IEEE International Symposium on Circuits and Systems, IEEE, pp. 1801-1804. https://doi.org/10.1109/ISCAS.2013.6572215

A High Speed Configurable FPGA Architecture For K-mean Clustering. / Kutty, Jithin Sankar Sankaran; Boussaid, Farid; Amira, Abbes.

2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS). IEEE, 2013. p. 1801-1804 (IEEE International Symposium on Circuits and Systems).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

TY - GEN

T1 - A High Speed Configurable FPGA Architecture For K-mean Clustering

AU - Kutty, Jithin Sankar Sankaran

AU - Boussaid, Farid

AU - Amira, Abbes

PY - 2013

Y1 - 2013

N2 - This paper presents a high speed configurable FPGA architecture for k-means clustering. The proposed architecture is highly pipelined, parallel and fully configurable. It can achieve an operating frequency of 400 MHz, which is at least three times faster than prior works. The proposed architecture addresses the high speed and throughput requirements of machine vision, multi-media and data mining applications.

AB - This paper presents a high speed configurable FPGA architecture for k-means clustering. The proposed architecture is highly pipelined, parallel and fully configurable. It can achieve an operating frequency of 400 MHz, which is at least three times faster than prior works. The proposed architecture addresses the high speed and throughput requirements of machine vision, multi-media and data mining applications.

U2 - 10.1109/ISCAS.2013.6572215

DO - 10.1109/ISCAS.2013.6572215

M3 - Conference contribution

SN - 978-1-4673-5760-9

T3 - IEEE International Symposium on Circuits and Systems

SP - 1801

EP - 1804

BT - 2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS)

PB - IEEE

ER -

Kutty JSS, Boussaid F, Amira A. A High Speed Configurable FPGA Architecture For K-mean Clustering. In 2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS). IEEE. 2013. p. 1801-1804. (IEEE International Symposium on Circuits and Systems). https://doi.org/10.1109/ISCAS.2013.6572215